Abstract-The design of a 450 nW bandgap temperature sensor in the 0 to 175 • C range is presented. The design demonstrates a leakage current compensation technique that is useful for low-power designs where transistor performance is limited. The technique mitigates the effects of leakage in Brokaw bandgap references by limiting the amount of excess current that is entering the bases of the main bipolar pair due to leakage. Using this technique, Monte Carlo simulations show an improvement factor of 7.6 for the variation of the temperature sensitivity over the full temperature range. For the variation of the reference voltage, Monte Carlo simulations show an improvement factor of 2.3.
I. INTRODUCTION
In this work, the design of a low-power, high-temperature CMOS temperature sensor is presented. The target is to monitor the temperature of power semiconductors in order to predict failures of power electronic equipment. Many emerging power semiconductor faults, especially those related to the packaging of a device, manifest themselves as a temperature rise [1] . Thus, monitoring of temperature of a device can enable early fault detection and preventive maintenance. An example of a package fault is solder fatigue, where the solder that attaches the power semiconductor to its cooling base plate degenerates, resulting in reduced cooling efficiency [2] .
Monitoring of high power devices can be challenging as the operating range is often specified to high temperatures. Such high temperatures introduce non-linearities in standard temperature sensors due to leakage currents in hot parasitic reverse-biased p-n junctions. These currents increase exponentially with temperature, making them particularly difficult to deal with in high-temperature applications. Methods exist to compensate for the effects of leakage currents [3] - [5] , but additional compensation may be required when low-power sensors are operated at high temperatures.
Due to challenges with galvanic isolation, high voltages in power semiconductors complicate the process of measuring die temperature. For this reason, indirect measurement methods have been developed [1] . Three such methods were demonstrated in [6] , where different parameters were measured and used to estimate the junction temperature of a power MOSFET device. Drawbacks of these indirect approaches are that much must be known about the device to measure on and that the obtained measurements may not be as accurate as direct measurements would be.
Using wireless technology, challenges with galvanic isolation can be avoided. The limited amount of power available in a wireless sensor places stringent demand on its power consumption. Low-power operation at high temperatures is particularly challenging since leakage currents increase exponentially with temperature and become a serious problem when their magnitude approaches that of the circuit's quiescent current.
This paper presents the design and simulations of a 450 nW CMOS chip for the generation of a proportional-to-absolutetemperature (PTAT) voltage as well as a stable bandgap reference voltage in the 0 to 175
• C range. The circuit incorporates a leakage current compensation technique, where a Brokaw bandgap reference [7] is used as a base, and focus is put on combining high-temperature measurements with lowpower operation. In particular, the effects of leakage current are studied and leakage current compensation techniques are discussed and simulated. The results will be used as a base in the design of a wireless temperature measurement system for power semiconductors.
In Section II, this paper presents an overview of the operation of the Brokaw bandgap reference. Emphasis is put on how leakage currents affect circuit operation and how previous work has compensated for leakage currents. In Section III, a circuit is presented to demonstrate a leakage current compensation technique. In Section IV, simulation results of said circuit are presented with discussions in Section V. Conclusions are presented in Section VI.
II. THE BROKAW BANDGAP REFERENCE
The Brokaw bandgap reference [7] , an implementation of which is depicted in Fig. 1 
A. Leakage Currents in Brokaw Bandgap References
Leakage currents in reverse-biased p-n junctions increase exponentially with temperature. This introduces challenges for circuit designers who design for the high temperature range. A particular challenge with the Brokaw bandgap reference is that the collector-substrate (CS) leakage currents of Q 1 and Q 2 differ in magnitude due to differing transistor sizes. This size mismatch results in a mismatch in collector currents. Since an essential part in proper circuit operation is the assumption of equal collector currents, leakage currents will cause V PTAT to become less linear at high temperatures. This non-linearity will also be present in V REF , since V REF is the sum of V PTAT and V BE1 .
B. Earlier Work in Leakage Current Compensation Techniques
To mitigate the effects of leakage currents in bandgap circuits, Radoias et al. introduced a leakage current compensation technique in 2012 and used it to produce a Widlar bandgap circuit [8] with improved temperature dependence [4] . In 2013, the same group used said technique to improve the temperature dependence of a Brokaw bandgap circuit [5] .
The latter circuit introduced an additional transistor having a shorted BE junction connected to the emitter of Q 1 and its collector to the collector of Q 1 . In this way, the new transistor is operated in cut-off mode and therefore does not affect circuit operation, but is still under the effect of the same CS leakage current phenomenon as are Q 1 and Q 2 . If the emitter area of the new transistor equals the difference between the emitter areas of Q 1 and Q 2 , then the leakage current from the collector nodes roughly match, and the only remaining mismatches are those which result from mismatches in device parameters and reverse-voltages. This technique has the effect that it reduces the magnitude of the non-linearities resulting from mismatches in collector currents.
C. Leakage-Induced Excess Base Current
In the works referenced in Section II-B, Radoias et al. do not mention any effect that the leakage of the reversebiased collector-base (CB) junctions of Q 1 and Q 2 or the reverse-biased body-drain (BD) junction of M 5 have on circuit operation, nor do they compensate for such leakage. A nonlinearity, which is the main topic of this work, can result from the leakage currents produced from said junctions. These leakages cause excess current to be introduced at the bases of the bipolar pair, node B. Leakage introduced at node B has a particularly severe effect on circuit operation since any excess current introduced there is amplified by the bipolar transistors.
Assume that the collector current of Q 1 , I C1 , changes due to CB or BD leakage and current amplification in Q 1 . This change in current will change the voltage at the collector of Q 2 due to the current mirror action of M 3 and M 4 . That voltage signal will in turn be amplified by the commonsource amplifier, M 5 . The majority of the change in output current from M 5 will take the path through the BE junction of Q 1 since that path has lower impedance than the path through the BE junction of Q 2 , since Q 1 is biased at a higher current density and has no series resistor. This current will be amplified by Q 1 and counteract the initially assumed change of I C1 . Neglecting the Early effect of Q 2 , the loop gain along the feedback path, A L , is proportional to r o4 g m5 β 1 , where r o4 is the small signal output resistance of M 4 , g m5 is the small signal transconductance of M 5 , and β 1 is the current gain of Q 1 . It is a challenge to achieve high loop gain for low power designs since all variables in the expression for A L benefit from higher power levels.
If A L is not high enough, a change in I C1 is not reduced to a negligible amount and the currents I C1 and I C2 will not be equal. Therefore, the assumption made in the beginning of this section about equal collector currents no longer holds, resulting in non-linearities being introduced in the output voltages V REF and V PTAT .
III. CIRCUIT DESIGN
To compensate for excess current leaking into node B in Fig. 1 , a source of artificial leakage current can be introduced, leaking out the same amount of current from the node that is leaking into it. This can be achieved with a current mirror and cut-off transistors with dimensions equal to those of Q 1 , Q 2 and M 5 . The purpose of the cut-off transistors is to replicate the leakage current of the ordinary transistors.
A. Proposed Circuit
In 1998, Mizuno et al. [3] proposed a technique to create a source of artificial leakage current. This technique takes into account differences in reverse-voltages between p-n junctions in replicas and ordinary transistors, resulting in better matching between original and artificial leakage currents compared to only using a current mirror. In this work, we apply the technique of Mizuno et al. to minimise the net excess current entering node B due to leakage. Specifically, replicas of transistors Q 1 , Q 2 and M 5 are added and used as input to a PMOS version of the precise circuit from [3] , the output of which is connected to node B. The resulting circuit is depicted in Fig. 2 . The bipolar replicas, Q 1 , Q 2 , Q 1 and Q 2 are made to operate in cut-off mode by connecting their collectors to V DD while shorting their BE junctions and connecting them to the compensation circuit. The MOSFET replica, M 5 , is made to operate in cut-off mode by connecting its gate to V DD while connecting its drain and source to the compensation circuit. Two sets of replicas are needed for the bipolar transistors since the compensation circuit operates by measuring the leakage current produced by two p-n junctions. This is not the case for the MOSFET replica, as both its source and drain can be used as input to the compensation circuit.
B. Transistor Dimensions
For a 0.18 μm design, transistor dimensions from the circuits of Fig. 1 and Fig. 2 are summarised in Table I. In order to minimise leakage current, transistor widths for MOSFETs should be small since that results in smaller areas of reverse-biased BD junctions. On the other hand, small width increases the overdrive voltage for a given drain current, which increases the required supply voltage and therefore the power consumption. As a compromise between these two constraints, all MOSFETs have a width of 2 μm.
A short length of the mirroring transistors M 3 and M 4 reduces the output resistance of the current mirror, lowering the loop gain, A L . A long length would increase the overdrive voltage of said transistors, increasing required supply voltage. The emitter area of Q 1 is of the minimum size available in the process library, 6.8 μm 2 . In accordance with common practice in bandgap circuit design, the emitter area of Q 2 is 6 times that size, 40.8 μm 2 .
IV. SIMULATION RESULTS
A chip design was created in a 0.18 μm process, based on the circuit described in Section III. All bipolar devices were implemented using vertical bipolar junction transistors. Parasitics were extracted from the design and simulations of the resulting circuit were run.
For both the compensated and uncompensated circuits from Fig. 2 and Fig. 1, respectively, Fig. 3 shows a plot of the reference voltage, V REF , as a function of temperature. It can be seen that the uncompensated voltage increases exponentially for high temperatures, whereas the compensated voltage is affected only marginally even in the high-temperature range. Over the full temperature range, V REF varies 17.1 mV for the uncompensated circuit, compared to 1.9 mV for the compensated circuit.
In Fig. 4 , a similar plot is shown for the temperature sensitivity of the PTAT voltage, ∂V PTAT /∂T . For the hightemperature range, an observation similar to the one made for V REF can be made for ∂V PTAT /∂T , but in this plot, the non-linearity for the compensated circuit is more clearly 
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with compensation without compensation Fig. 4 . Simulation result of the temperature sensitivity of the PTAT voltage, ∂V PTAT /∂T , as a function of operating temperature for a Brokaw bandgap reference ( Fig. 1) with and without compensation circuit (Fig. 2). visible. Over the full temperature range, ∂V PTAT /∂T varies 1.66 mV/
• C for the uncompensated circuit, compared to 243 μV/
• C for the compensated circuit. For the compensated circuit, a plot of the power consumption as a function of operating temperature is shown in Fig. 5 . It can be seen that for low temperatures the power consumption is a linear function of temperature, while for high temperatures a superimposed exponential component is seen.
Main performance parameters for both compensated and uncompensated circuits extracted from Monte Carlo simulations are summarised in Table II . From the table, it can be seen that adding the compensation circuit does not adversely affect the accuracy of the reference voltage or the temperature sensitivity. Fig. 1 ) with compensation circuit (Fig. 2) . The circuit was operated with a power supply of 2 V. 
V. DISCUSSION
In this section, various aspects of the proposed circuit are analysed and compared with other work.
A. Compensation Circuit Power Consumption
The compensation circuit consumes current of the same order of magnitude as the current it is compensating for. Therefore, a small increase in power consumption could be expected for high temperatures. If there is such an increase, it is too small to be significant for the Monte Carlo simulations performed in this work, as no significant difference in power consumption can be seen in Table II between the compensated and uncompensated cases.
B. Total Power Consumption Characterisation
As can be seen in Fig. 5 , for low temperatures, the total power consumption, P TOT , is a linear function of temperature, but increases more rapidly for higher temperatures. This behaviour can be explained by realising that P TOT consists of two main parts, P Q and P LEAK . P Q is the power consumed due to the quiescent current, I Q , used to bias transistors Q 1 and Q 2 , while P LEAK is the power consumed by leakage currents and the compensation.
The quiescent current, I Q , is determined by resistor R 2 . Since the voltage over R 2 , V PTAT , is proportional to absolute temperature, the current through it, I 2 = I Q , is also proportional to absolute temperature, I Q ∝ T . I Q is supplied by V DD , so the power consumption resulting from it, P Q , equals
The total amount of leakage current, I LEAK , is exponentially related to temperature. Under the assumption that leaked current does not change the voltages over which it is leaking, P LEAK will be proportional to I LEAK , hence P LEAK ∝ e T . Since the magnitude of the leakage current is small for low temperatures, P Q will dominate the power consumption in the low temperature range while, for high temperatures, P LEAK can contribute significantly. Therefore, attempting to reduce I Q below a certain value in order to decrease power consumption will be ineffective for the high-temperature range.
C. Comparison with Other Work
At higher power levels other works have demonstrated results similar to the results of this work. An example is [4] , where the same temperature range as in this work was achieved, but with at least 10 times the power consumption.
Sensors that achieve higher operating temperatures do so with further increased power consumption. For example, [9] is characterised up to 225
• C at a power consumption of 112.5 μW, while [10] is characterised up to 200
• C at a power consumption of 40 μW. Both of these sensors were fabricated in silicon on insulator (SOI) processes, for which high-temperature design is facilitated due to lower leakage currents. SOI-technology could be used to further extend the temperature range of the sensor presented in this work.
The authors are not aware of bandgap circuits that achieve lower power consumption than the sensor presented in this work, neither are they aware of sensors using other topologies that achieve lower power consumption and are characterised in the same high-temperature range as the sensor from this work. Two examples that achieve lower power consumption include [11] and [12] , which are only characterised up to 100
• C and 60
• C, respectively.
VI. CONCLUSION
A leakage current compensation circuit [3] is used in a Brokaw bandgap circuit in order to minimise the net amount of excess current leaking into the bases of its main bipolar transistors. This results in improved linearity with respect to temperature for the reference voltage and the PTAT voltage. The technique is useful for circuits whose devices have low gain, e.g. low-power circuits, and can be used to extend the operating temperature range of bandgap temperature sensors or bandgap references.
For the bandgap circuit depicted in Fig. 1 , simulation results over the 0 to 175
• C temperature range show that the variation of the reference voltage was improved from 17.1 mV to 1.9 mV, while the variation of the temperature sensitivity was improved from 1.66 mV/
• C to 243 μV/ • C when the compensation circuit from Fig. 2 was added.
The technique will be used to enable accurate condition monitoring of power semiconductor devices through wireless power and data transfer.
